[1]
“AI-Driven Timing Closure Optimisation for Advanced Semiconductor Designs”, IJMST, vol. 2, no. 1, pp. 52–64, Mar. 2026, doi: 10.64137/31079911/IJMST-V2I1P107.