[1]
“Scalable ASIC Design Methodologies for Multi-Chiplet Systems”, ijmsd, vol. 2, no. 1, pp. 43–56, Mar. 2026, doi: 10.64137/31079377/IJMSD-V2I1P107.