[1]
V. B. Pogadadanda, “CDC and RDC Analysis Methodologies for Timing-Critical FPGA Systems”, IJCSEI, pp. 138–150, Nov. 2025, doi: 10.64137/3107-9458/ICACSIS-113.